


TE5 Block Diagram



01





POWER SYSTEM		
ISL8731C	(Charge)	P35
RT8210B	(System 5V/3V)	P36
RT8207L	(DDR 1.5V)	P37
RT8238A	(+VTT)	P38
TPS51461	(+VCCSA)	P39
ISL95835	(+VCC_CORE)	P40
G966A	(+1.8V)	P41
ISL95870A	(+GPU_CORE)	P42

Sandy Bridge Processor (DDR3)

04







CFG2 R136 EV@1K_4

CFG4 R79 *1K_4


CFG7 R109 *1K_4



	1
--	---

Cougar Point (DMI,FDI,PM)<CLG>


U17C




Cougar Point (LVDS,DDI)<CLG/UGA/HMG>

U17D


<CLG,UGA,HMG>




PCH Pull-high/low<CLG>



System PWR_OK <CLG>




Deep Sx <CLG>




Net Name	Deep Sx Support	Deep Sx No Support
AC_PRESENT	Rb,Rc stuff	Ra stuff
SUS_PWR_ACK	Rd stuff	Re stuff
DPWROK	Rg stuff	Rf stuff
SLP_SUS	Rh stuff	Rh No stuff

RTC Circuitry(RTC)




PCH2 (CLG)




Cougar Point (HDA,JTAG,SATA)


HDA Bus(CLG)



PCH JTAG Debug (CLG)




PCH Dual SPI (CLG)




PCH Strap Table

Pin Name	Strap description	Sampled	Configuration										
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3V0 R116 1K 4 PCBEEP									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)	R530 1K 4 PCI_GNT3# (9)									
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+3V_RTC0 R497 330K 4 PCH_INVRMEN									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table border="1"><thead><tr><th>GNT1#</th><th>GPIO19</th><th>Boot Location</th></tr></thead><tbody><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></tbody></table>	GNT1#	GPIO19	Boot Location	1	1	SPI *	0	0	LPC	R539 1K 4 GNT1# (9) R449 1K 4 GPIO19
GNT1#	GPIO19	Boot Location											
1	1	SPI *											
0	0	LPC											
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK											
HDA_SDO	Flash Descriptor Security	RSMRST	0 = Override 1 = Default (weak pull-up 20K)	+3V0 R521 1K 4 ACZ_SDOOUT ACZ_SDOOUT (32)									
DF_TVS	DMI/FDI Termination voltage	PWROK	0 = Set to Vss 1 = Set to Vcc (weak pull-down 20K)	R453 2.2K 4 DF_TVS (10) R452 1K 4 H_SNB_IVBM (3)									
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)	+3V_S5 R208 10K 4 PLL_ODVR_EN (10) R195 1K 4									
HDA_SYNC	On-Die PLL VR Voltage Select	RSMRST	0 = Support by 1.8V (weak pull-down) 1 = Support by 1.5V	+3V_S50 R525 1K 4 ACZ_SYNC									
INIT3_3V#	Reserved	PWROK	1 = Default (weak pull-up 20K)	Should not pull low. leave as No Connect									
GNT2# / GPIO53	ESI Strap (Server Only)	PWROK	1 = Default. Should not be pulled low for desktop and mobile	Should not pull low for desktop and mobile									
GPIO15	TLS Confidentiality	RSMRST	0 = Default. TLS No Confidentiality 1 = TLS Confidentiality	+3V_S50 R313 1K 4 GPIO15 (10)									
L_DDC_DATA	LVDS Detected	PWROK	0 = Default. Not Detected 1 = Detected	1= PU to 3V									
SDVO_CTRLDATA	Port B Detected	PWROK	0 = Default. Not Detected 1 = Detected	1= PU to 3V									
DDPC_CTRLDATA	Port C Detected	PWROK	0 = Default. Not Detected 1 = Detected	0=NC									
DDPD_CTRLDATA	Port D Detected	PWROK	0 = Default. Not Detected 1 = Detected	0=NC									
SATA3GP / GPIO37	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled									
SATA2GP / GPIO36	Reserved	PWROK	0 = Default	Should not be pulled high when strap is sampled									
DSWVRMEN	Deep S4/S5 Well On -Die Voltage Regulator Enable	ALWAYS	0 = Disable 1 = Enable	+3V_RTC0 R489 330K 4 DSWVREN (7) R490 330K 4									


Cougar Point-M (PCI,USB,NVRAM) <CLG>




Cougar Point-M (PCI-E,SMBUS,CLK) <CLG,U3B,VGA,MNG>




PLTRST# <CLG,VGA>




PCI/USBOC# Pull-up <CLG>



CLK_REQ/Strap Pin <CLG>



SMBus/Pull-up <CLG> +3V_S5




	33MHz	27MHz	48/24MHz	1.4.318MHz	25MHz
CLK_FLEX0	●	●	●	●	
CLK_FLEX1		●	●	●	
CLK_FLEX2	●	●	●	●	●
CLK_FLEX3		●	●	●	

Cougar Point (GPIO,VSS_NCTF,RSVD) <CLG>



BOARD ID SETTING <CLG>

10


Board ID	ID1	ID2	ID3	ID4	ID6	ID7	ID9	GPIO1
UMA SKU VGA SKU	H L							
W/O 3G W/ 3G		H L						
W/O LED KB W/ LED KB			H L					
14" 15"				H L				
W/ MDC W/O MDC					H L			
W/ HDMI W/O HDMI						H L		
USB3.0 USB2.0							H L	
W/ G-sensor W/O G-sensor								H L





GPIO Pull-up/Pull-down <CLG>



Cougar Point-M (POWER)



IBEX PEAK-M (GND)




Quanta Computer Inc.


PROJECT : TE5

Size	Document Number	Rev
	Cougar Point 6/6	1A
Date:	Wednesday, January 05, 2011	Sheet 12 of 44


<DDR>




<DDR>





<DDR>




SMBus(DDR3/WLAN/3G)






15-V


power up sequence



NB9M: VGACORE +0.90V (Normal) , +1.09V
NVVDD Maximum Settling Time



PEX_RST timing



PEX_IOVDD+PEX_IOVDDQ+PEX_PLLVDD >2.2A


~ 500mA

+1.05V_GFX

1600mA

+1.05V_GFX

+1.05V_GFX



12~16 mils width
110mA

12~16 mils width

+3V_GFX

+3V_GFX

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5

+3V_S5




+3V_S5

+3V_S5


+3V_S5


+3V_S5

PCI EXPRESS



VGA HOLE







17-V

GPU3500D
fcbga073-nvda-n11p-es-a1
COMMON


220 mA




200 mA




220 mA




285 mA (1.05V +/- 3%)



120 mA





60mA




45mA

IFPAB(LVDS)



IFPC




IFPCD



IFPEF



DACA(CRT)




DACC(CRT2)



DACB(TV)





XTAL_PLL

STUFF PDs on XTALSSIN and
XTALOUTBUFF WHEN EXT_SS
IS NOT
USED

Quanta Computer Inc.

PROJECT : TE5

Size	Document Number	Rev
	N11x-Fermi (DISPLAY)	1A
Date:	Wednesday, January 05, 2011	Sheet 17 of 44



N12P-LP(QS)
Device Id=0x0DEC
STRAP2=25K PU
ROM SCLK=15K PD

GPIO ASSIGNMENTS




GPIO	I/O	ACTIVE	USAGE
0	N/A	N/A	
1	IN	N/A	Hot plug detect for IFP link C
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVVD0 VID0
6	OUT	N/A	NVVD0 VID1
7	OUT	N/A	NVVD0 VID2
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	FBVREF SELECT
11	OUT	N/A	SLI SYNC0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	MEM_VID or power supply control
14	OUT	N/A	PS CONTROL

Logical Strap Bit Mapping


	PU-VDD	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111




19-V




CHANNEL A: 256MB/512MB DDR3




CHANNEL B: 256MB/512MB DDR3




S3 power Reduction (SM_DRAMRST#) <S3P> <4>




S3 power Reduction (SM_DRAMPWROK) <S3P> <3>




For S3 power Reduction Sequence <S3P> <3>



S3 power Reduction (CPU Power) <S3P> <5>




For S3 power Reduction VTT discharge <S3P> <13>




HDMI Conn [HDM]


HDMI-CONN <HDM>




HDMI-SMBus <HDM>




HDMI-passive level shift <HMP/HMG>




HDMI-HPD <HMP/HMG>




Panel backlight control <LDS>




LCD POWER SWITCH <LDS>




HALL Sensor<HSR>




LCD Panel Module [LDS]




CRT <CRT>




USB for CRT BOARD (Right) <USB>





CCD [CCD]






USB2.0 MB SIDE (Left) <USB>






SATA ODD

[ODD]





ODD Zero power . (Only for Intel) <OZP>



SATA HDD


[HDD]





SATA HDD Re-driver IC



SATA Re-driver Bypass


Colay with Redriver IC





Card reader controller <MMC>





3Cell Battery protect & K/B LED Control <KBC>

TP <KBC>


Strap <KBC>

ID EEPROM <KBC>


SPI FLASH <KBC>

INTERNAL KEYBOARD STRIP SET <KBC>


HWPG circuit <KBC>




INT KeyBoard <KBC>




TP board <TPD>






Power board <PSW>




K/B LED power <KBP>





HOLE




MINI CARD




MDC









P3









+VCCSA	VCCSA_VID1
0.8V	High
0.9V	Low





OCP: 25A
(Peak 21A)
Total capacitor: 660 uF
ESR: 4.5mΩ
f: 300K Hz



Need to consider DOS mode

Default	N12M-GE	N12P-LP	N12P-GV
PR131 R5 NC	10K CS31002JB28	10K CS31002JB28	NC
PR113 R6 10K CS31002JB28	NC	NC	NC
PR121 R7 10K CS31002JB28	NC	10K CS31002JB28	NC
PR134 R8 NC	10K CS31002JB28	NC	NC

GFX_CORE_CNTRL1	GFX_CORE_CNTRL0	N12M-GE	N12P-LP	N12P-GV
LOW	LOW	1.0V	0.925V	1.025V
LOW	HIGH	1.0V	0.90V Default	1.0V
HIGH	LOW	1.0V Default	0.9V	1.0V
HIGH	HIGH	0.85V	0.825V	0.85V Default

	N12M-GE	N12P-LP	N12P-GV
R1 PR117	47.5K/F_4 CS34752PB14	22.6K/F_4 CS32262PB15	34.8K/F_4 CS33482PB22
R2 PR124	0.4 CS00002JB38	0.4 CS00002JB38	0.4 CS00002JB38
R3 PR119	270K/F_4 CS42702JB10	243K/F_4 CS42432PB02	200K/F_4 CS42002PB12
R4 PR114	1M/F_4 CS51002PB11	750K/F_4 CS47502PB14	1M/F_4 CS51002PB11
R5 PR118,PR123	2.32K/F_4 CS22322PB01	2.10K/F_4 CS22102PB12	2.32K/F_4 CS22322PB01
RoEs PR128,PR129	3.3K/F_4 CS23302PB12	3.24K/F_4 CS23242PB17	3.3K/F_4 CS23302PB12


VEN need more than 1.6V



+3VPCU change to +3V
+5VPCU change to +5V


- Power On Sequence
- +3V_GFX connect +3V
 - +1.05V_GFX connect +1.05V
 - GFX_Mainon Enable +VCORE_GFX
 - GFX_VCORE_PG Enable(Delay) +1.5V_GFX
 - +1.5V_GFX Enable +1.8V_GFX
 - GFX_V18_PG connect GFX_PG

Power Off Sequence
compare +VCC3_GFX with +V1.8_GFX




if +1.05V connect to +1.05V_GFX, can uninstall

Power Tree Table (DIS)




Power Tree Table (UMA)



Power Distribution List

Power	Distribution

Model		REV	CHANGE LIST				MODEL			TE5		
							PAGE	FROM	To			
TE5 MB	1A	PAGE 3: (UMA)--R52 change to 25.5/F_4						1	1A			
		PAGE 5: (UMA)--C183,C190,C195 change to 10U/6.3V_8X						2	1A			
		PAGE 7: (UMA)--R224,R197 change to NC						3	1A			
		PAGE 9: (UMA)--PCIE_CLK_USB30_REQ#, R138 pull up to +3V_S5						4	1A			
		PAGE 9: (UMA)--PCIE_CLK_MINI_REQ#, R237 pull up to +3V						5	1A			
		PAGE 9: (UMA)--R199 NC						6	1A			
		PAGE 9: (UMA)--Q30, Q62 NC						7	1A			
		PAGE 10: (UMA)--add TP31						8	1A			
		PAGE 10: (UMA)--change Board ID9 strap Function name						9	1A			
		PAGE 11: (UMA)--C252 change to 10U/6.3V_8X						10	1A			
		PAGE 11: (UMA)--Net +1.05V change to +VTT						11	1A			
		PAGE 11: (UMA)--R117,R182,R114 change to 10K_4						12	1A			
		PAGE 12: (UMA)--R190,R194,R110 change to 10K_4						13	1A			
		PAGE 23: (UMA)--C978 NC						14	1A			
		PAGE 23: (UMA)--R66,R412,R154,Q45 change Function code to HM@ and delete discrete HDMI-HPD reference						15	1A			
		PAGE 24: (UMA)--add D7						16	1A			
		PAGE 25: (UMA)--add R201,R7,Q10						17	1A			
		PAGE 27: (UMA)--USB3.0 change to NEC solution						18	1A			
		PAGE 30: (UMA)--C97,C92,C106 change to 1U/10V_6Y						19	1A			
		PAGE 31: (UMA)--CN21 Foot-print change to 3in1-cm35-5-21p						20	1A			
		PAGE 32: (UMA)--3ND_MBCLK,3ND_MBDATA R269,R270 pull up to +3V						21	1A			
		PAGE 32: (UMA)--add 13MS,14MS,15MS Strap pin SKU_STRAP_1,SKU_STRAP_2,SKU_STRAP_3						22	1A			
		PAGE 33: (UMA)--add PR1						23	1A			
		PAGE 34: (UMA)--LED1,LED4,LED5,LED6 change symbol and Foot-print						24	1A			
		PAGE 16: (VGA)--add R3712						25	1A			
		PAGE 19: (VGA)--R3711 change to 47U/6.3V_1206X						26	1A			
		PAGE 25: (ALL)--Net name PCIE_CLK_3G_REQ# change to PCIE_CLK_3G_REQ#_C						27	1A			
		PAGE 22: (ALL)--add R65						28	1A			
		PAGE 37: (ALL)--PC60 change to CC7390JMZ02						29	1A			
		PAGE 18: (VGA)--add R3601, R3575						30	1A			
PAGE 24: (UMA)--CN4 Value change to 87213-2000G												
PAGE 22: (ALL)--add R102												
PAGE 33: (ALL)--Remove K/B LED power circuit												
2A	PAGE 15: (VGA)--delete R3535,R3547											
	PAGE 22: (ALL)--add R31											
	PAGE 22: (ALL)--add R102											
	PAGE 40: (ALL)--add PC168											
	PAGE 32: (ALL)--13MS,14MS,15MS Strap pull up voltage change to +3VPCU											
	PAGE 34: (ALL)--add R213											
PAGE 42: (VGA)--add PQ49												
								</				

Model		REV	CHANGE LIST				MODEL			TE5	
							PAGE	FROM	To		
TE5 MB	1A	PAGE 35: (COM)--add PC76 and PC77 for EMI Sol. (101005) PAGE 35-42: (COM)--delete PJP1 , PJP2 , PJP3 , PJP14 , PJP6 , PJP9 (101005) PAGE 38: (COM)--PC212 change to 0.1U/25V_6X (101005) PAGE 38: (COM)--PC216 change to 1.74K/F_4 (101005) PAGE 40: (COM)--PC153 and PC154 change to 330U/2V_7343P_E9C (101005) PAGE 36: (COM)--add PD12 , PR142 , PR139 (101011) PAGE 38: (COM)--Change VTT/1.05V solution (101011) PAGE 37: (COM)--PC59 stuff (101014) PAGE 38: (COM)--Change PQ18 and PQ19 Value (101014) PAGE 40: (COM)--Change PR184 Value ; PC151 stuff (101014) PAGE 42: (COM)--PC113 no stuff (101014) PAGE 35 , 37 , 38 , 40: (COM)--PR14 , PC19 , PR48 , PC61 , PR70 , PC80 , PR159 , PC157 , PR177 , PC171 , PR200 , PC195 stuff (101020) PAGE 36: (COM)--PU2 , PL4 , PL5 change Value (101020)					1	1A			
							2	1A			
							3	1A			
							4	1A			
							5	1A			
							6	1A			
							7	1A			
							8	1A			
							9	1A			
							10	1A			
							11	1A			
							12	1A			
							13	1A			
							14	1A			
							15	1A			
							16	1A			
							17	1A			
							18	1A			
							19	1A			
							20	1A			
							21	1A			
							22	1A			
							23	1A			
							24	1A			
							25	1A			
							26	1A			
							27	1A			
							28	1A			
							29	1A			
							30	1A			
DOC NO. 204		PROJECT MODEL :	TE5	APPROVED BY:	Andy Wang	DATE:	2010/10/01	<div> Quanta Computer Inc. PROJECT : TE5</div> <div>Change list</div> <div>Date: Wednesday, January 05, 2011 Sheet 31 of 35</div>			
		PART NUMBER:		DRAWING BY:	Andy Wang	REVISION:	1A				